

NANO EXPRESS

Open Access

Gate leakage current induced trapping in AlGaIn/GaN Schottky-gate HFETs and MISHFETs

Wen-Chia Liao, Yan-Lun Chen, Zheng-Xing Chen, Jen-Inn Chyi and Yue-Ming Hsin*

Abstract

This study examined the correlation between the off-state leakage current and dynamic on-resistance (R_{ON}) transients in AlGaIn/GaN heterostructure field-effect transistors (HFETs) with and without a gate insulator under various stress conditions. The R_{ON} transients in a Schottky-gate HFET (SGHFET) and metal-insulator-semiconductor HFET (MISHFET) were observed after applying various amounts of drain-source bias stress. The gate insulator in the MISHFET effectively reduced the electron injection from the gate, thereby mitigating the degradation in dynamic switching performance. However, at relaxation times exceeding 10 ms, additional detrapping occurred in both the SGHFET and MISHFET when the applied stress exceeded a critical voltage level, 50 V for the SGHFET and 60 V for MISHFET, resulting in resistive leakage current build-up and the formation of hot carriers. These high-energy carriers acted as ionized traps in the channel or buffer layers, which subsequently caused additional trapping and detrapping to occur in both HFETs during the dynamic switching test conducted.

Keywords: AlGaIn/GaN heterostructure field-effect transistor (HFET); Dynamic on-resistance; Current collapse

Background


Recently, AlGaIn/GaN heterostructure field-effect transistors (HFETs) have been considered as a disruptive technology for high-power switching [1]. However, the degradation in dynamic switching performance is a crucial problem limiting the application of GaN-based HFETs [2,3]. To clarify the physical mechanisms, several studies have attributed this degradation in performance to two main sources. One source is the surface states associated with electrons injected from the gate. Injected electrons that are trapped in surface states form a negative potential that reduces the electrons in two-dimensional electron gas (2DEG) channels and acts as a 'virtual gate' in HFETs [4,5]. This degradation can be mitigated by using surface passivation techniques. The other source is the trapping of hot electrons in defective epitaxial layers, [6] which implies that the electrons in 2DEG channels can be driven by high electric field and trapped at barrier or buffer layers. Recent studies have indicated that a relationship exists between gate leakage-induced electron injection and defective epitaxial layers [7,8].

However, no study has clarified this leakage behavior and the involved trapping mechanism. Therefore, the behavior of dynamic on-resistance (R_{ON}) transients in relation to V_{DS} -dependent off-state leakage currents in HFETs under various stress conditions is discussed in this paper. Furthermore, the behavior of R_{ON} transients in HFETs with and without a gate insulator was compared, and the results revealed that a severe degradation in dynamic switching performance is due to a resistive leakage current formed by high electric field but not high electron injection.

Methods

Figure 1 shows the epitaxial layers and geometry of the Schottky-gate HFET (SGHFET) and metal-insulator-semiconductor HFET (MISHFET) examined in this study. The epitaxial layers and layout of these HFETs are identical. The layer structure comprises a 3.9- μm C-doped GaN buffer layer, 300-nm unintentionally doped (UID) GaN channel layer, 30-nm AlGaIn barrier layer, and 1-nm UID GaN cap layer. The doping concentration of the C-doped buffer layer was $1 \times 10^{18} \text{ cm}^{-3}$. Both HFETs were fabricated based on the same layout and process flow, but different gate structures were used. The ohmic metal, Ti/Al/Ti/Au, was evaporated using an electron-beam evaporator, and it

* Correspondence: yhsin@ee.ncu.edu.tw
Department of Electrical Engineering, National Central University, No. 300,
Jhongda Rd, Zhongli City, Taoyuan County 32001, Taiwan



was annealed at 850°C for 30 s to form a low-contact resistance. The gate metal was a Ni/Au gate metal stack. The surface of these devices was passivated with a 200-nm silicon nitride layer, which was deposited using a plasma-enhanced chemical vapor deposition technique. The gate width, gate-source spacing, gate length, and gate-drain spacing were 50, 4, 2, and 4 μm, respectively. To obstruct the gate-injected electrons, an Al₂O₃/HfO₂ (1 nm/6 nm) multistack gate insulator was deposited for the MISHFET at 250°C by using an atomic layer deposition technique (trimethylaluminum and water vapor were used as precursors). To enhance the quality of the gate insulator, postdeposition annealing was performed at 450°C for 1 min in an N₂ ambient atmosphere.

Results


The silicon substrate was floating during the HEMT characteristics tests in this study. The static transfer characteristics in Figure 2a show that the gate insulator effectively reduced the gate leakage current by more than one order in the pinch-off region. The drain current (I_{DS}) on/off ratio of the SGHFET and MISHFET devices were 2.0×10^4 and 3.3×10^5 , respectively. Figure 2b shows the off-state current-voltage (I-V) curves of both HFETs. The bias gate voltages of the SGHFET and MISHFET were -10 and -12 V, respectively. The leakage current in both HFETs was primarily from the gate. Two critical voltages, V_{c1} and V_{c2} , can be determined from the characteristic curves. Under low electric field conditions, the leakage current increased in conjunction with the bias voltage. When applying voltages between V_{c1} and V_{c2} , the leakage current cannot be influenced by increasing the V_{DS} . Subsequently, the current increased when the bias voltage exceeded V_{c2} . The V_{c2} values of the SGHFET and MISHFET were 50 and 60 V, respectively.

To explain the leakage mechanism, a technology computer-aided design simulation was performed using Atlas (Silvaco, Santa Clara, CA, USA) to examine the electric field. The epitaxial layers and layout of the simulation device were identical to those of the SGHFET (Figure 1). The carbon doping was modeled according to a compensation mechanism proposed by Armstrong et al. [9]. The C_N - C_{Ga} states were autocompensated with $E_{CGa} = 0.11$ eV (donors) and $E_{CN} = 3.28$ eV (acceptors), and the concentrations of both E_{CGa} and E_{CN} were set at 1×10^{18} cm⁻³. Previously, Verzellesi et al. employed the C_{DS} - V_{DS} measurement to verify the carbon-doping model used in this study [10].

Figure 2c shows a log-scale plot of J_G/E as a function of $E^{0.5}$ for the SGHFET. The electric field E was extracted from the near-surface electric field beneath the Schottky contact metal in the simulated device. Figure 2c shows that $\log(J_G/E)$ is proportional to the square root of the electric field when the V_{DS} was less than 30 V. This result is in agreement with the Poole-Frenkel (PF) model, which has been widely studied in the Schottky-gate AlGaIn/GaN HFETs [11,12]. The current associated with the PF effect is expressed as

$$J_G = CE \exp \left[-\frac{q \left(\Phi_t - \sqrt{qE/\pi\epsilon_0\epsilon_s} \right)}{k_B T} \right], \quad (1)$$

where E denotes the electric field in the AlGaIn barrier at the metal-semiconductor interface, Φ_t is the barrier height of the electron emission from the trapped state, ϵ_0 represents the permittivity of free space, ϵ_s denotes the relative dielectric permittivity at high frequency, T is the temperature, k_B is Boltzmann's constant, and C is a constant. From Equation 1, the current transport driven



by the PF emission $\log(J_G/E)$ is proportional to $E^{0.5}$, as shown in Figure 2c; that is,


$$\log(J_G/E) = \frac{q}{k_B T} \sqrt{\frac{qE}{\pi \epsilon_0 \epsilon_s}} - \frac{q\phi_t}{k_B T} + \log C \quad (2)$$

The PF effect implies that the injected carriers underwent a series of capture and emission processes. These processes prevent the applied electric field from effectively accelerating the injected carriers; consequently, an increased number of carriers are trapped near the surface. The high density of trapped carriers caused an electric field gradient to limit the current density. The current resulting from the presence of a space-charge effect is called space-charge-limited conduction (SCLC) [13]. However, when the applied V_{DS} exceeded V_{c2} , the leakage current increased considerably, indicating that part of the carriers moved freely through the barrier layer. This characteristic curve was observed in both the SGHFET and MISFET. However, the critical voltage V_{c2} of the SGHFET was approximately 50 V, as shown

in Figure 2c, and a higher value of 60 V was observed in the MISFET. These values are similar to those shown in Figure 2b.

In this study, the degradation in dynamic switching performance was determined by calculating the ratio of dynamic $R_{DS,on}$ to R_{DC} . The value of dynamic $R_{DS,on}$ was obtained under test conditions in which $V_{DS,test}$ and $V_{GS,test}$ were respectively set to 1 and 0 V after applying the off-state stress ($V_{DS,stress}$) for 1 s then synchronous switching V_{GS} and V_{DS} to the test condition by Agilent B1505 power device analyzer (Agilent Technologies, Santa Clara, CA, USA). The value of R_{DC} was obtained under test conditions in which V_{DS} and V_{GS} were respectively set at 1 and 0 V without applying the off-state stress. After each dynamic $R_{DS,on}$ measurement, the initial condition of these devices can be fully recovered by shining microscope light for 10 min.

Figure 3 shows the test results of the R_{ON} transients in the HFETs under two stress conditions. When $V_{DS,stress}$ was 40 V, the dynamic $R_{DS,on}/R_{DC}$ ratio of the SGHFET






Figure 4 Dynamic switching performance determined using various relaxation times after the HFETs underwent various stress conditions. (a) SGHFET and (b) MISHFET.

was higher than that of the MISHFET, although the recovery curves of both HFETs were similar. Furthermore, when $V_{DS, stress}$ was 80 V, the dynamic $R_{DS,on}/R_{DC}$ ratio of the SGHFET decreased further from 2.5 to 1.5 when the relaxation time was between 10 and 100 ms. This strong recovery during this period caused a high dynamic $R_{DS,on}/R_{DC}$ ratio indicating that the dynamic switching performance of SGHFET was degraded substantially. The dynamic switching performance of the MISHFET was also degraded, although the decrease from 1.35 to 1.15 was comparatively less than that of the SGHFET. These results indicate that the gate insulator effectively mitigated the performance degradation; however,

it did not suppress the additional trapping when high stress voltages were applied.

Figure 4a,b depicts the $V_{DS, stress}$ dependent recovery behavior of the SGHFET and MISHFET, respectively. The curves in these figures show the dynamic $R_{DS,on}/R_{DC}$ ratio at various relaxation times. The recovery behaviors can be separated into two groups based on the V_{c2} value; 50 V for the SGHFET and 60 V for MISHFET. The difference between these two groups was evident when the relaxation time was between 10 and 100 ms. As shown in Figure 4a, when the $V_{DS, stress}$ of the SGHFET exceeded the value of V_{c2} , the dynamic $R_{DS,on}/R_{DC}$ ratio decreased considerably when the relaxation time




Figure 5 Potential profiles corresponding to HFETs with $V_{DS, stress}$. (a) Below V_{c1} , (b) between V_{c1} and V_{c2} , and (c) greater than V_{c2} .

exceeded 10 ms, implying that a strong detrapping effect occurred at this time. Figure 4b shows that the MISHFET transients behaved similarly; moreover, the gate leakage current was also reduced, implying that the gate leakage-induced electron injection from the gate was not the primary cause of the detrapping process when the relaxation time exceeded 10 ms. The subsequent section explains how the detrapping process can be attributed to a high electric field.

Discussion

This paper presents a model to explain the trapping mechanism based on the correlation between the off-state leakage current test results (Figure 2) and dynamic switching behavior (Figures 3 and 4). When the applied $V_{DS, stress}$ was less than the critical voltage V_{c1} , the injected carriers penetrated the AlGaIn barrier layer through capture and emission processes, which can be explained by the PF effect (Figure 5a). When the applied $V_{DS, stress}$ was between V_{c1} and V_{c2} , the SCLC effect (Figure 5b) caused localized charges to occur at the surface of the epitaxial layers, thereby limiting the amount of injected carriers; consequently, the gate leakage current did not increase markedly when the V_{DS} was increased. However, devices under high $V_{DS, stress}$ conditions can accumulate a considerable number of trapped carriers at surface states and/or in AlGaIn barrier layer when the V_{DS} does not exceed V_{c2} , which explains why the dynamic $R_{DS, on}/R_{DC}$ ratio continued to increase even when no excess carriers were injected into the channel. The gate insulator in the MISHFET effectively obstructed the electron injection from the gate, thereby mitigating the degradation in dynamic switching performance. Within this bias range, trapping behavior was primarily happening at the AlGaIn barrier, which can be explained as 'localized trapping'.

When the applied $V_{DS, stress}$ exceeded the value of V_{c2} (Figure 5c), the amount of injected carriers was not limited by the localized trapping or SCLC effect. The root cause to overcoming this limitation can be attributed to either Fowler-Nordheim tunneling or deeper acceptor-like traps and emission mechanisms invoked by the PF effect. However, the characteristic curve in this $V_{DS, stress}$ region was difficult to analyze because the electric field was not distributed in the AlGaIn barrier layer alone; the depletion region in the 2DEG channel, which was extended under high V_{DS} conditions, should also be considered. Under high $V_{DS, stress}$ conditions, the high electric field may have caused resistive leakage current, thereby causing part of the carriers to move freely through the AlGaIn barrier layer. These free carriers can be driven by high electric fields that subsequently form hot carriers. These high-energy carriers could be trapped in the barrier, channel, or buffer layers; thus, a 'global

trapping' effect occurred. Because the gate insulator mitigated the effect of the electric field on the barrier layer, the critical voltage of the MISHFET was higher than that of the SGHFET. However, the global trapping effect continued because high $V_{DS, stress}$ applied to the MISHFET controlled the electron injection, which explains why a similar but less pronounced behavior was observed in the MISHFET (Figure 4b) as a result of the detrapping behavior.

Conclusions

This study compared the off-state leakage current and characteristic curves of R_{ON} transients in AlGaIn/GaN SGHFETs and MISHFETs to explain how the behavior of gate-injected electrons causes trapping and detrapping. The off-state leakage current follows PF effect for low-bias V_{DS} . The gate insulator in the MISHFET effectively reduced the electron injection from the gate, thereby mitigating the degradation in dynamic switching performance. When the applied $V_{DS, stress}$ exceeded the critical voltage, 50 V for the SGHFET and 60 V for MISHFET, resistive leakage current build-up caused part of the injected carriers to move freely through the barrier layer. These carriers can be accelerated by applying a high electric field to form hot carriers that act as ionized traps in the channel or buffer layers, thereby enhancing the trapping/detrapping effect in both SGHFETs and MISHFETs.

Competing interests

The authors declare that they have no competing interests.

Authors' contributions

WCL designed and performed the experiments, analyzed the data, and drafted the manuscript. YLC and ZXC participated in the preparation of the devices. YMH and JIC supervised this study. All authors read and approved the manuscript.

Acknowledgements

This work was partially supported by the National Science Council of Republic of China under contract No. NSC 102-2221-E-008-082-MY2 and 102-2622-E-008-012-CC1 and by the Joint Research Center of National Central University and Delta Group under Contract No. 102G908-10.

Received: 30 June 2014 Accepted: 26 August 2014

Published: 8 September 2014

References

- Mishra UK, Shen L, Kazior TE, Wu YF: GaN-based RF power devices and amplifiers. *Proc IEEE* 2008, **96**:287.
- Tang Z, Huang S, Jiang Q, Liu S, Liu C, Chen KJ: High-voltage (600-V) low-leakage low-current-collapse AlGaIn/GaN HEMTs with AlN/SiN_x passivation. *IEEE Electron Device Lett* 2013, **34**(3):366–368.
- Hasan MT, Asano T, Tokuda H, Kuzuhara M: Current collapse suppression by gate field-plate in AlGaIn/GaN HEMTs. *IEEE Electron Device Lett* 2013, **34**(11):1379–1381.
- Wells AM, Uren MJ, Balmer RS, Hilton KP, Martin T, Missous M: Direct demonstration of the 'virtual gate' mechanism for current collapse in AlGaIn/GaN HFETs. *Solid-State Electron* 2005, **49**(2):279–282.
- Ohno Y, Nakao T, Kishimoto S, Maezawa K, Mizutani T: Effects of surface passivation on breakdown of AlGaIn/GaN high-electron-mobility transistors. *Appl Phys Lett* 2004, **84**(12):2184–2186.

6. Hwang I, Kim J, Chong S, Choi HS, Hwang SK, Oh J, Shin JK, Chung UL: **Impact of channel hot electrons on current collapse in AlGaIn/GaN HEMTs.** *IEEE Electron Device Lett* 2013, **34**(12):1494–1496.
7. Jin D, Joh J, Krishnan S, Tipirneni N, Pendharkar S, del Alamo JA: **Total current collapse in high-voltage GaN MIS-HEMTs induced by Zener trapping.** *IEEE Trans Electron Devices* Oct 2013, **60**(10):3190–3196.
8. Liao WC, Chen YL, Chen CC, Chyi JI, Hsin YM: **The behavior of off-state stress-induced electrons trapped at the buffer layer in AlGaIn/GaN heterostructure field effect transistors.** *Appl Phys Lett* 2014, **104**(3):033503.
9. Armstrong A, Poblenz C, Green DS, Mishra UK, Speck JS, Ringel SA: **Impact of substrate temperature on the incorporation of carbon-related defects and mechanism for semi-insulating behavior in GaN grown by molecular beam epitaxy.** *Appl Phys Lett* 2006, **88**(8):082114-1–082114-3.
10. Verzellesi G, Morassi L, Meneghesso G, Meneghini M, Zanoni E, Pozzovivo G, Lavanga S, Detzel T, Häberlen O, Curatola G: **Influence of buffer carbon doping on pulse and AC Behavior of insulated-gate field-plated power AlGaIn/GaN HEMTs.** *IEEE Electron Device Lett* 2014, **35**(4):443–445.
11. Arslan E, Bütün S, Ozbay E: **Leakage current by Frenkel–Poole emission in Ni/Au Schottky contacts on $\text{Al}_{0.83}\text{In}_{0.17}\text{N}/\text{AlIn}/\text{GaN}$ heterostructures.** *Appl Phys Lett* 2009, **94**:142106.
12. Yan D, Lu H, Cao D, Chen D, Zhang R, Zheng Y: **On the reverse gate leakage current of AlGaIn/GaN high electron mobility transistors.** *Appl Phys Lett* 2010, **97**:153503.
13. Ng KK: *Complete Guide To Semiconductor Devices*. 2nd edition. New York: Wiley; 2002.

doi:10.1186/1556-276X-9-474

Cite this article as: Liao et al.: Gate leakage current induced trapping in AlGaIn/GaN Schottky-gate HFETs and MISHFETs. *Nanoscale Research Letters* 2014 **9**:474.

Submit your manuscript to a SpringerOpen[®] journal and benefit from:

- Convenient online submission
- Rigorous peer review
- Immediate publication on acceptance
- Open access: articles freely available online
- High visibility within the field
- Retaining the copyright to your article

Submit your next manuscript at ► springeropen.com